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Reducing MOSFET 1=f Noise and Power
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Abstract—Switched biasing is proposed as a technique for
reducing the 1 noise in MOSFET’s. Conventional techniques,
such as chopping or correlated double sampling, reduce the
effect of 1 noise in electronic circuits, whereas the switched
biasing technique reduces the 1 noise itself. Whereas noise
reduction techniques generally lead to more power consumption,
switched biasing can reduce the power consumption. It exploits an
intriguing physical effect: Cycling a MOS transistor from strong
inversion to accumulation reduces its intrinsic 1 noise. As the
1 noise is reduced at its physical roots, high frequency circuits,
in which 1 noise is being upconverted, can also benefit. This is
demonstrated by applying switched biasing in a 0.8 m CMOS
sawtooth oscillator. By periodically switching off the bias currents,
during time intervals that they are not contributing to the circuit
operation, a reduction of the 1 noise induced phase noise by
more than 8 dB is achieved, while the power consumption is also
reduced by 30%.
Index Terms—1 noise, CMOS, flicker noise, MOSFET, noise
reduction, oscillators, phase noise, timing jitter.
I. INTRODUCTION
CMOS IC’s nowadays contain up to several million tran-sistors, mainly used in digital circuits, but also in analog
and mixed analog–digital interface circuits. Charge transport
in electronic devices is fundamentally accompanied by random
noise. As a result, the signal-to-noise ratio of analog circuits is
limited, and bit errors occur in data transmission systems.
Apart from white thermal noise, MOS transistors are noto-
rious for flicker noise or noise with a power spectral density
PSD( ) inversely proportional to frequency ( dB/decade).
Below a corner frequency (see Fig. 1), this noise domi-
nates white noise. noise is of increasing worry, as minimum
size transistors in newer CMOS processes tend to have higher
corner frequencies, typically well above 1 MHz. Moreover,
as shown in Fig. 1, the effect of noise is not limited to low
frequencies: noise is also upconverted to high frequencies
[1], e.g., in active mixers, VCO’s [2], and frequency dividers
[3]. This is one of the important difficulties in implementing
Manuscript received November 16, 1999; revised January 24, 2000. This
work was supported in part by Philips Research Laboratories, Eindhoven, The
Netherlands.
E. A. M. Klumperink, A. P. van der Wel and B. Nauta are with the IC Design
Group, MESA+ Research Institute, University of Twente, 7500 AE Enschede,
The Netherlands (e-mail: e.a.m.klumperink@el.utwente.nl).
S. L. J. Gierkink was with the University of Twente, 7500 AE Enschede, The
Netherlands. He is now with Lucent Bell Laboratories, Murray Hill, NJ 07974
USA.
Publisher Item Identifier S 0018-9200(00)03880-4.
Fig. 1. The 1=f corner frequency f of minimum size transistors in newer
CMOS processes tends to increase. Upconversion, e.g., in oscillators renders
also additional noise at high frequencies.
analog CMOS circuits with similar noise performance than their
bipolar counterparts.
Circuit techniques like chopping and correlated double sam-
pling reduce the effect that noise has on circuits. In con-
trast, the current paper proposes a technique that tackles the
problem at its physical roots: it reduces the intrinsic noise
itself. It exploits an intriguing physical effect: Cycling a MOS
transistor between strong inversion and accumulation reduces
its noise. Although this effect was reported in 1991 [4],
[5], it seems to have gone unnoticed to the solid-state circuits
community for quite some time.1 Recently, we showed that the
noise reduction effect is relevant for the analysis of noise
induced phase noise in ring oscillators with standard CMOS in-
verters [6]–[8]: about 8 dB phase noise reduction was attributed
to the effect.
However, noise problems exist in many other circuits.
This paper proposes switched biasing as a technique that can
reduce noise in such cases, while simultaneously saving
power. The effectiveness of the technique will be demonstrated
by applying it to a sawtooth oscillator [9]–[11] realized in 0.8-
CMOS process (previous work [6]–[8] was based on discrete
HEF4007 devices).
The structure of the paper is as follows. In Section II, the
problem of noise in MOSFET’s is introduced, showing that
noise reduction by increasing device dimensions comes at the
cost of speed or power consumption. In Section III existing cir-
cuit design techniques to reduce noise will be reviewed, to
clarify the difference with the switched biasing technique that
is proposed in Section IV. In Section V, an application example
of switched biasing in a sawtooth oscillator is presented, while
experimental results are reported in Section VI. Section VII dis-
cusses the application perspective of the technique, while Sec-
tion VIII ends with conclusions.
1No references to [4] and [5] in Science Citation Index ’91–’97. The authors
published the first results on ISCAS’98 [6].
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II. 1/F NOISE IN MOSFET’S
MOSFET noise measurements at low frequencies generally
show a spectral density of the input (gate) referred voltage noise
which is roughly inversely proportional to frequency , and the
MOS gate area .
Although there are probably several different physical mech-
anisms resulting in noise in MOSFET’s, there are strong in-
dications that traps at the Si–SiO interface play the most impor-
tant role [12], [13]. Electron trapping and detrapping can lead to
conductance variations. The exact mechanism has been, and still
is, subject to discussion. The two following frequently encoun-
tered modeling approaches exist:
1) the carrier-density fluctuation model (number fluc-
tuations), predicting an input referred noise density
independent of the gate bias voltage and proportional to
the square of oxide thickness;
2) the mobility fluctuation model, predicting an input re-
ferred noise voltage increasing with gate bias voltage, and
proportional to oxide thickness.
Hung proposed a unified model [13] with a functional form
resembling the number fluctuation model at low bias and the
mobility fluctuation model at high bias. This model is often used
as the basis for circuit simulations.
Measurements of devices from many different CMOS pro-
cesses with oxide thickness between 10–80 nm suggest that
nMOS transistors behave as predicted by the number fluctua-
tion model [14]. In the same study, the pMOS devices show a
lower noise, which is however bias dependent, as in the mo-
bility fluctuations model.
Noise measurements of newer deep sub-micron transistors
render a much less consistent picture. For instance, nMOS tran-
sistors also may show bias dependence, while pMOS transistors
may have a noise corner frequency comparable to nMOS
transistors. In ultra thin oxide MOS transistors (e.g., 1.5 nm
[15]), new noise mechanisms may even play an important
role, e.g., due to direct tunneling currents.
From a designer’s perspective, a pragmatic view is usu-
ally taken, concentrating on the question: given a certain IC
process, what can I do to reduce the noise? The main
controllable parameters are the and of the transistor and
its biasing. Obviously, changing the biasing only helps for
transistors showing significant bias dependence (as for the
mobility fluctuation model). However, the biasing also affects
many other important circuit performance aspects like transfer
function, signal swing, speed, linearity and current efficiency.
Due to the many tradeoffs, changing the bias is rarely practical.
Increasing the gate area at constant and constant
bias has much less impact on most of the performance aspects
mentioned. The main disadvantage in this case is the increase
in gate-capacitance and resulting speed penalty.2 By lowering
the impedance level, the loss in speed can be compensated.
However, a lower impedance level generally requires higher
2Assuming a bias independent input referred PSD(f ) which is inversely pro-
portional toW L C (instead of to W L C , consistent with the number
fluctuation model and [13]), it can be derived that there is a fixed ratio between
transit frequency f  g =(2C ) and 1=f corner frequency f . Hence, re-
ducing f implies reducing f (there is no design freedom!).
transconductance values of the transistor, resulting in more
power consumption.
In summary, it is concluded that the only practical way to
reduce noise is by increasing device gate area. However,
this comes at the cost of speed or power consumption.
III. EXISTING NOISE REDUCTION TECHNIQUES
In this section, known circuit techniques for noise reduc-
tion will be reviewed briefly, in order to make a clear distinction
between these techniques and the switched biasing technique
and to be able to evaluate their relative benefits.
A. Keep
noise relates to conductance variations. Thus, the noise
current becomes zero for a MOS operating in the triode region
at V. This property is useful in resistive circuits, for
instance in current dividers [18] or transconductors [19]. How-
ever, if is increased, the noise comes up. Furthermore,
almost all transistor circuits require voltage amplification, while
a MOS transistor in the triode region has a maximum “intrinsic
voltage gain” of 1. The vast majority of MOS circuits exploit
MOS transistors operating in saturation, i.e., .
B. DC Offset and Drift Reduction Techniques
DC offset and drift are basic problems in analog circuits, and
several techniques have been developed to reduce the resulting
low frequency errors. Examples of such techniques are chopper
stabilization [16], auto-zeroing techniques (correlated double
sampling [16]), dynamic element matching [20], dynamic cur-
rent mirrors [21] and current copiers [22]. As noise at low
frequencies is indistinguishable from drift, a reduction of low
frequency noise is also achieved. The reduction factor is
typically limited by device mismatch, timing errors and charge
injection. All these techniques are limited to use at low frequen-
cies. They do not help to reduce upconverted noise.
C. Reduce the Upconversion of Noise
Recently Hajimiri proposed a theory that is useful to quan-
tify the upconversion effect of noise in oscillators [1]. The
oscillator is modeled as a linear time variant system, and an im-
pulse sensitivity function is defined that characterizes the sen-
sitivity to upconversion. Based on this theory, it can be shown
that symmetry in the oscillator waveform helps to minimize the
upconversion [23]. However, the achievable symmetry is lim-
ited especially in cases where complementary devices are used.
Furthermore, noise on the control input of a controlled oscillator
remains a problem.
D. Phase-Locked Loop (PLL)
In a PLL the phase of a voltage controlled oscillator (VCO)
is locked to the phase of a reference signal by means of a phase
detector with feedback loop. If the reference is clean, the PLL
suppresses the phase noise of the VCO by an amount determined
by the loop gain [24]. Although this is a very useful commonly
used technique, it has its limitations. For frequencies larger than
the loop bandwidth, the phase noise of the (effectively free run-
ning) VCO still determines the phase noise of PLL. Hence,
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Fig. 2. Varying V cycles a MOSFET between strong inversion (V )
and accumulation (V ) (V > V ).
noise can be a problem, especially for applications requiring a
low loop bandwidth [8]. Within the loop bandwidth, the noise
contribution of the phase detector and the frequency divider,
that is often present between the VCO and phase detector, is
a source of phase noise contributions that are not attenuated by
the loop gain [24]. Hence, noise improvements are wanted in
these blocks.
In summary, several circuit techniques have been discussed
that reduce the effect of noise in circuits. Most of them
are only effective at low frequencies, and do not help to reduce
problems with upconverted noise. Minimizing upconver-
sion by improving waveform symmetry or by using a PLL helps,
but even then further improvements are desired, e.g., in oscil-
lators, mixers, phase detectors and frequency dividers. We will
now discuss switched biasing as a technique that tackles the
noise in a very different way.
IV. SWITCHED BIASING: REDUCE NOISE ITSELF
A. Cycling between Strong Inversion and Accumulation
In 1991, Bloom and Nemirovsky [4] were the first to re-
port that cycling a MOS transistor between strong inversion and
accumulation reduces its noise observed in strong inver-
sion. Shortly after, their results were reconfirmed and related to
random telegraph signals [5]. We rediscovered the effect in ring
oscillator phase noise experiments [8], and seem to be the first
to exploit its impact on CMOS circuits.
Fig. 2 illustrates the basic idea of cycling a transistor between
strong inversion and accumulation for an nMOST (nMOS tran-
sistor). A voltage source with a square wave signal switches
the gate-source voltage of the nMOST between two bias values.
The high level, , is larger than the threshold voltage, so
that the transistor is biased at a constant voltage in strong in-
version (nMOST is “on”). The low level, , is equal or
lower than the threshold voltage (nMOST is “off”) and is vari-
able. Depending on , the low state of the square wave
corresponds to biasing in moderate inversion, weak inversion or
finally accumulation (holes in the p-bulk accumulate under the
gate-oxide).
Using a new wideband measurement setup exploiting a differ-
ential probe [25], we did noise measurements on commercially
available HEF4007 devices from six different IC manufacturers.
Fig. 3 shows a typical result obtained for switching at 10 kHz
and observing the spectrum from 10 Hz to 100 kHz. The peaks
in the spectrum result from the switching and from 50 Hz inter-
ference. The upper line shows a noise spectrum from 10 Hz–100
kHz, which has roughly a decay (actually the slope is some-
what smaller than dB/decade).
Fig. 3. 1=f noise baseband spectrum of HEF4007 MOSFETS at constant bias
and switched bias (10 kHz) at 50% duty cycle for V equal to V (=1:5
V) and 0 V (indicated in the figure).
The middle line renders the spectrum for equal to
( V). The noise power is roughly 6 dB lower. This is what
we can expect for 50% duty cycle, as the switching operation
can be represented as a multiplication of the noise current
with a square-wave signal with 50% duty cycle, , as fol-
lows:
(1)
In the frequency domain this corresponds to a convolution of the
PSD of the noise with a spectrum with delta functions at
dc, , , , etc. The dc-term determines the resulting
noise power in baseband, which is (or dB) compared
to the original noise power.
Indeed 6 dB reduction is observed in Fig. 3 for equal
to . However, if we decrease below down to 0 V,
an anomalous noise reduction of 8 dB is found!
This cannot be explained from modulation theory: The tran-
sistor in the off-state was already contributing negligible noise
when
-
was equal to . A further reduction in
is not supposed to have any effect. However, experiments show
that the value
-
has a strong effect on the noise reduction,
which is maximal when
-
corresponds to accumulation
[4]. Measurements on 4007 devices from six different manufac-
turers show between 5 and 8-dB maximum noise reduction [25].
Another issue that is important is the duty-cycle dependence.
Of course, the dc-term in (1) changes with duty cycle, and so do
the high frequency components. Correcting for this effect, the
duty cycle in experiments had no effect on the noise reduction
up to switching frequencies of 1 MHz [25].
B. Switched Biasing Technique
With knowledge of the noise reduction effect, the
switched biasing technique can now be defined. Fig. 4 illus-
trates the principle of switched biasing and compares it to
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Fig. 4. Concept of switched biasing (V > 0).
constant biasing. Instead of applying a constant gate-source
bias, a MOS transistor is periodically switched between two
states: 1) an “operational state” or “active state” in strong
inversion, in which it contributes to the functional operation
of a circuit (e.g., delivers a bias current); and 2) a “rest-state”
or “inactive state” in—or close to—accumulation. In this
state the MOS transistor is not operational. This rest-state is
introduced with the purpose of reducing the noise of the
MOS transistor during its operational state. Furthermore it
reduces the power consumption.
For practical purposes an off-voltage of V is pre-
ferred, as the implementation is simply short-circuiting the gate
to the source.
Of course, periodically switching transistors between an op-
erational state and a rest-state is not always possible without
affecting correct circuit operation. However, some circuits offer
this freedom, for example because a bias current is needed only
during certain time intervals or because signal processing is not
taking place continuously.
Oscillators are among these circuits: In many types of oscilla-
tors, the transistors contribute actively to the circuit’s operation
during only a fraction of the period of oscillation. This part-time
usage of transistors allows for periodic switch-off during nonop-
erational phases. In Section V an example of such an oscillator
will be described.
V. APPLYING SWITCHED BIASING
To enable a quick verification of the ideas presented in Sec-
tion IV, an integrated CMOS sawtooth oscillator which was al-
ready available [9] is used as an implementation vehicle for the
“switched bias technique.” This oscillator was designed for FM
demodulation in video-recorders with hifi sound quality. It has
the following properties:
• It combines a high control linearity with low phase noise at
low power (THD dB for 1.8 MHz center frequency
and kHz frequency modulation; phase noise
dBc/Hz @ 10 kHz; mW).
• Its phase noise performance has been improved to the ex-
tent that only the noise on the currents that periodically
charge the oscillator’s capacitors remains. For low fre-
quencies, noise dominates the phase noise.
Fig. 5. Principle of gradual turn-on of the charge-current for a capacitor in the
sawtooth oscillator.
• The oscillator consists of a ring of identical stages that are
active only part of the time. Applying switched biasing
seemed attractive, as both power consumption and
noise could benefit.
For sake of clarity, a brief review of the operation and charac-
teristics of the oscillator will now be given. Then the noise
problem in this oscillator is discussed, and the implementation
of switched biasing to improve performance.
A. Coupled Sawtooth Oscillator
The coupled sawtooth oscillator to be discussed is a control-
lable relaxation oscillator based on a new principle [10], [11]
that allows low phase noise to be achieved in combination with
high control linearity. Compared at equal control linearity and
power dissipation, the phase noise of this type of oscillator is
significantly lower (14 dB) than that of a conventional relax-
ation oscillator. This is achieved by using an alternative for the
Schmitt trigger that is commonly used in a relaxation oscillator
to periodically reverse the capacitor current each time the capac-
itor voltage crosses one of the trigger’s two threshold levels. The
noise present on these decision levels is the dominant contrib-
utor to phase noise in a conventional relaxation oscillator [17].
This is due to the fast decisions taken by the trigger circuit, re-
sulting in nearly ideal sampling of the threshold-level noise. As
a consequence, over a large bandwidth the threshold-level noise
is converted into phase noise. In a relaxation oscillator with
a Schmitt trigger, high linearity requires a high speed Schmitt
trigger [10], [11]. This leads to a tradeoff between linearity and
phase noise.
In the coupled sawtooth oscillator these issues are decoupled
by gradually turning on a capacitor’s charge current instead of
instantly, as happens in the regenerative oscillator.
It consists of a ring of identical stages each of which subse-
quently produces a rising voltage ramp across a capacitor. Its
construction is such that only rising edges of the capacitor volt-
ages and a reference voltage determine the timing (see
Fig. 5).
Fig. 6 shows the circuit schematic of stage of a coupled
sawtooth oscillator consisting of a ring of six stages. The op-
eration of the circuit is as follows. Transistor supplies the
charge current that is mirrored to become the tail current of
the differential pair . This differential pair gradually starts
charging the capacitor with as soon as the capacitor voltage
in stage ( ) reaches the vicinity of the bias level .
Of course the capacitors should also be discharged. The
timing of the discharge is noncritical, as only rising edges are
used to couple the individual stages. Transistor , whose gate
is driven by two inverters in series, discharges the capacitor
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Fig. 6. Circuit schematic of section n of the coupled sawtooth ring oscillator.
during the time that the capacitor voltage in stage ( ) is
larger than the inverter’s decision level.
It can be shown [10] that this gradual start-up of the charge
current does not introduce any deterioration of the oscillator’s
control linearity, due to the point-symmetrical transfer function
of the differential pairs that are used to implement the gradual
turn-on. Moreover, this gradual start-up leads to low phase
noise as the noise present on the threshold-level is effec-
tively lowpass filtered due to the long start-up time of the ramp
(in contrast to wideband sampling of noise by instantaneous
switching in a traditional Schmitt-trigger-based relaxation
oscillator). Fig. 7 gives a qualitative time-domain impression of
this filtering. Also shown in this figure is the time error
that would result if a trigger circuit is used to instantly start
a new capacitor voltage ramp. For the same control linearity,
its variance is much larger than the variance of the time error
appearing in the sawtooth oscillator. The key point here
is that the long start-up time does not affect control linearity,
while it reduces phase noise. In a relaxation oscillator with a
Schmitt trigger, high linearity requires a high-speed Schmitt
trigger [10], [11].
B. Switched Biasing Implementation
As a result of the filtering of the threshold-level noise, the
noise present on the capacitor’s charge current now appears to
be the dominant contributor to phase noise in the coupled saw-
tooth oscillator. At low frequencies, noise dominates the
noise performance. This is visible from the dB/dec slope
in the phase noise spectrum of the oscillator shown in Fig. 8.
Thus, it makes sense to further reduce the induced phase
noise of the coupled sawtooth oscillator using the switched bias
technique. The oscillator’s operation allows the current , and
thus the noise contributing transistors, to be switched off
when the capacitor in a particular stage is not producing a rising
ramp. The easiest way to implement this is to switch off these
transistors at the same time as the capacitor is discharged. In
this way no change at all will be noticeable in the capacitor
waveforms and the oscillator’s timing is not harmed in any way.
The signal, necessary to switch the transistors, is supplied by
the oscillator itself.
As the capacitor waveforms remain the same, no change in
the amount of upconversion of noise is expected [1]. As a
result, any change in the noise-induced phase noise when
Fig. 7. Effective filtering of noise v on the threshold level V in the
coupled sawtooth oscillator results in a smaller time errort due to gradual
turn-on compared to the time error t that would appear in a regenerative
oscillator (instantaneous switching).
Fig. 8. Phase noise [dBc/Hz] of the sawtooth oscillator as a function of carrier
offset: below 2 kHz, 1=f noise dominates ( 30 dB/dec).
applying switched biasing is to be explained by a change in the
transistors’ intrinsic noise.
In the experiments to be described, an integrated version of
the sawtooth oscillator was used with extra bond-outs for capac-
itors and bias currents. In the available IC’s, not all transistors
that contribute noise to the current were accessible. In
order to demonstrate the feasibility of the switched bias tech-
nique, it is applied to one external current-bias transistor
(see Fig. 6) which is available on the same die as the oscil-
lator circuit. Transistor has a small such that
its noise dominates in the current . Of course this is not
optimal for overall noise minimization, but the main issue
here is to show the feasibility of a technique. To further simplify
the experimental setup, the switched bias technique was applied
only to one stage. In the other stages, external low-noise current
sources were used. Note that these simplifications are only made
because of limited availability of IC’s. However, they can just
as well be applied to the other current source devices.
The dashed lines in Fig. 6 show the implementation of the
switched biasing in the coupled sawtooth oscillator: transistor
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Fig. 9. Capacitor voltages of the 6-stage coupled sawtooth oscillator and
signals V and V that are used in stage 1 (see Fig. 6 with n = 1) to
respectively discharge C and accomplish switched biasing.
Fig. 10. Measured baseband noise spectra of an nMOST with W=L = 4=0:8
(V = 0:7V) for constant bias (curve A) and switched bias (curve B: f =
100 kHz, duty-cycle =50%, V = 1:5 V, V = 0 V).
switches off the bias transistor at the same time as tran-
sistor discharges the capacitor. Fig. 9 shows the gate voltage
of transistors and in stage 1 together with the
resulting gate voltage of bias transistor .
We will now discuss the measurement result obtained for both
constant bias and switched bias mode, for direct comparison.
VI. EXPERIMENTAL RESULTS
Before doing phase noise measurements, the noise of
the available 0.8 CMOS nMOS transistors were evaluated
in baseband, using the switched-bias measurement setup pro-
posed in [25]. The measured noise spectra for nMOS devices
with are shown in Fig. 10.
Curve A shows the noise spectrum measured with the de-
vices constantly biased at a gate-source voltage of 1.5 V (
V), and curve B shows the noise spectrum of the devices
switched periodically between 1.5 V and 0 V with a 100 kHz,
50% duty cycle square-wave signal. Apart from the expected
reduction of 6 dB (see Section IV), the measurements show an
additional reduction in noise spectral density of about 8 dB
at low frequencies, which is in the same order of the results re-
ported in [4], [5], [8], and [25] (spectral peaks are due to 50 Hz
related interference).
The devices characterized above were used to implement
switched biasing in the current source of the sawtooth oscil-
lator, in the way described in the previous section. From the
baseband experiment we expect 8 dB phase noise reduction.
Due to limitations of the experimental setup, the oscillator
Fig. 11. Phase noise (dBc/Hz) of the sawtooth oscillator as a function of carrier
offset frequency for the constant bias (curve A) and switched bias condition
(curve B): 8 dB reduction is achieved at 100 Hz.
is running at a rather low frequency kHz. As
expected, the application of switched biasing does not visibly
affect the oscillator’s capacitor waveforms observed with an
oscilloscope. However, a large difference is measured in the
oscillator phase noise shown in Fig. 11: for switched biasing
(curve B) the phase noise at 100 Hz carrier-offset frequency is
about 8 dB lower than for constant biasing. As motivated in the
previous Section, this reduction is to be explained by a change
in the transistors’ noise. Indeed, the amount of reduction
is in compliance with the reduction observed in the baseband
measurements of Fig. 10.
The experiment shows that switching off a transistor during
phases in which it is not actively contributing to the circuit’s
operation helps to reduce its noise during active phases. In
addition, the power consumption in stage 1 is reduced by more
than 30%.
Although switched biasing is applied to just one current
source in this experimental circuit, it can of course just as well
be applied to the other current sources. As all oscillator sections
are identical and contribute to the phase noise equally, the same
reduction in phase noise is expected in that case.
Of course, the same noise performance can be achieved
by using large devices in the current sources. However, with
switched biasing we can use smaller devices to obtain the same
noise performance and in addition achieve a reduction in power
consumption.
VII. DISCUSSION AND APPLICATION PERSPECTIVE
In Section VI we showed that switched biasing results in
lower noise-induced phase noise. However, the technique is
not limited to use in oscillators. We will now make some notes
on its application perspective.
First of all, the fact that switched biasing tackles noise
at its physical roots is important. The switched bias technique
effectively reduces the noise corner frequency, without
a speed or power dissipation penalty. In contrast, we showed
that a reduction in power consumption can simultaneously be
achieved.
Tackling the noise at its physical roots is essentially dif-
ferent from other techniques. It is not the effect of the noise
that is reduced, but the noise itself. The beneficial effects
of switched biasing are therefore not limited to low frequencies,
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but can also reduce noise problems in high frequency cir-
cuits. This raises the question whether high frequency switching
is just as effective in reducing noise as it is at low switching
frequencies. In our experiments so far we demonstrated
noise reduction up to switching frequencies of a few MHz. No
duty-cycle dependence was found after correction for the mod-
ulation effect (see Section IV) [25]. Further experiments are
needed to evaluate the noise reduction behavior at higher
switching frequencies. Of course a high switching frequency
comes at the cost of additional dynamic power consumption,
and hence a low switching frequency, e.g., roughly equal to ,
might be more attractive from a power consumption point of
view, while achieving the same beneficial noise reduction.
Quite some electronic circuits are not active all of the
time. The part-time activity of circuits can result from their
topology, but also from part-time system activity, e.g., in time
division multiple access (TDMA) communication systems. If
noise reduction is obtained together with a reduction in
power consumption, the effort of switching off devices pays
off. Especially if switching signals are available in some form,
as in the sawtooth oscillator discussed above, implementing
switched biasing comes at hardly any additional cost. Applying
switched biasing can also be quite straightforward in cases in
which switching already takes place, but not with sufficient
amplitude. In such cases decreasing the off gate-source voltage
might already be sufficient. We showed for instance that
noise reduction comes more or less for free in ring oscillators
due to the large swing signals that occur there naturally
[10]. Implementing switched biasing is expected to be rather
straightforward in many discrete-time circuits, e.g., in PLL’s,
analog-to-digital (AD) converters, frequency dividers, mixers,
and switched capacitor-, switched opamp-, and switched-cur-
rent circuits.
As noted above, switched biasing is completely different from
existing noise reduction techniques. It can be viewed as
an orthogonal technique that can be applied in combination
with other noise reduction techniques. Thus the phase noise
in an oscillator could for instance be reduced on device level
by switched biasing, while simultaneously minimizing the up-
conversion by maximizing waveform symmetry [1]. Since both
techniques have different limitations, in this way the product of
noise reduction factors of both techniques is obtained.
In order to apply this technique in industrial designs, an im-
proved transistor model must be developed, to allow accurate
noise reduction predictions. Actually, switched biasing experi-
ments may enhance the understanding of noise mechanisms
as they render new information: Normal noise measure-
ments only show the noise under static biasing conditions, time
averaged over a long time. With switched biasing information
about the dynamic behavior of the intrinsic noise generation pro-
cesses is also obtained [25]. This new information may help to
validate or falsify noise models.
VIII. CONCLUSIONS
Switched biasing has been proposed as a new circuit tech-
nique. It introduces off-switching of MOS transistors during the
time they are not actively contributing to the circuit’s operation.
This not only saves power, but also reduces the intrinsic
noise of the switched MOSFET’s during active phases. The fea-
sibility of the technique was demonstrated in a 6-stage coupled
sawtooth oscillator [10] running at kHz. Experi-
ments demonstrate the effectiveness of the technique: 8 dB re-
duction of the noise induced phase noise is achieved, while
the power consumption is reduced by more than 30%. The au-
thors believe that switched biasing can be useful in many other
circuits, especially in cases where upconversion of noise
occurs.
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